Schmitt Trigger

Overview The Schmitt Trigger is a logic input type that provides hysteresis or two different threshold voltage levels for rising and falling edge. This is useful because it can avoid…

Taylor Emma

Circuit Pitfalls

Outline • Circuit Pitfalls – Detective puzzle – Given circuit and symptom, diagnose cause and recommend solution – All these pitfalls have caused failures in real chips • Noise Budgets…

Taylor Emma

Domino Logic

Tinkering with Logic Gates Things to like about CMOS gates:       easy to translate logic to fets       rail-to-rail switching       good noise margins, no static power since fets are in cutoff       sizing…

Taylor Emma

Transmission Gates

Introduction  A Transmission Gate (T-gate or TG or pass gate) is a bi-directional switch made up of an NMOS and PMOS in parallel. A control signal is connected to the gate…

Taylor Emma

Pass-Transistor Logic

• N transistors • No static consumption Primary inputs drive the gate terminals + source-drain terminals. In contrast to static CMOS – primary inputs drive gate terminals. Example: AND Gate When…

Taylor Emma

Dynamic Circuits

Introduction to Dynamic Gates Static logic is great for its robustness. However, it is too slow to meet requirements for high speed processor critical paths. Thus, designers are increasingly turning…

Taylor Emma

Ratioed Logic Circuit

Ratioed MOS circuits have been known for many years, and were used widely in the past despite their high power dissipation because they are fast static circuits. Ratioed circuits use…

Taylor Emma

Static CMOS Logic

The principle of static CMOS logic is shown in Fig. A.13(a): the output is connected to ground through an n-block and to  through a dual p-block (the gate in Fig. A.8 is also an…

Taylor Emma

Scaling

Reducing the channel length of a MOSFET can be described in terms of scaling theory. A scaling parameter S (S < 1) is used to scale the dimensions of a…

Taylor Emma

Linear delay model

Linear delay model in VLSI This post tells about logical effort and parasitic delay in linear delay model in VLSI. As was shown before delay linearly depends on the fan-out of the…

Taylor Emma